Introduction
While classical design approaches based on VHDL or Verilog mainly allow for describing on the RT-level, modeling on higher levels of abstraction becomes more and more important. Since first reference designs are usually modeled in C or C++ there is a strong interest in C-like description languages which cover all levels of abstraction. A very promising candidate in this area is SystemC [ But with the increasing complexity of today's systems it is a challenging task to ensure the correct functional behavior. In the meantime it has been observed that verification becomes the major bottleneck of modem circuit and system designs, since up to 80% of the overall design costs are due to verification. As alternatives to classical simulation formal methods have been proposed [3j. In equivalence checking formal tools are state-of-the-art . The key idea is to describe expected or unexpected behavior directly in the device under test, These conditions are checked dynamically during simulation. An approach to check temporal assertions for SystemC has been presented in [13] . There, the specified properties are translated to a special kind of finite state machines (AR-automata). These automata are then checked during the simulation run by algorithms, which have been integrated into the SystemC simulation kernel.
In contrast in 121 a method has been proposed to synthesize properties for circuits into hardware checkers. Properties which have been specified for (formal) verification are di- Following the latter idea in this paper a method is presented which allows checking of temporal properties for circuits and systems described in SystemC not only during simulation. A property is translated into a synthesizable SystemC checker and embedded into the circuit description.
This enables the evaluation of the properties during the simulation and after fabrication of the system. Of course, with this approach a property is not formally proven and only parts of the functionaiity are covered. But the proposed method is applicable to large circuits and systems and supports the checking of properties in form of an on-line test. This on-line test is applicable, even if formal approaches failed due to limited resources.
The remaining part of the paper is structured as follows: In Section 2 an overview about SystemC is given. Section 3 describes the concepts and translation of a temporal property into a SystemC checker. Experimental results demonstrating the advantages of the approach are given in Section 4. Section 5 concludes the paper and summarizes the results.
SystemC
The main features of SystemC for modeling a system are based on the following:
Modules are the basic building blocks for pirtitioning a design. A module can contain processes, ports, channels and other modules. Thus, a hierarchical design description becomes possible.
Communication is realized with the concept of interfaces, ports and channels. An interface defines a set of methods to access channels. Through ports a module can send or receive data and access channel interfaces. A channel serves as a container for communication functionality, e.g. to hide communication protocols from modules.
Processes are used to describe the functionality of the system, and allow expressing concurrency in the system. They are declared as special functions of modules and can be sensitive to events, e.g. an event on an input signd.
Hardware specific objects are supplied, like e.g. signals, which represent physical wires, clocks, and a set of data-types useful for hardware modeling. In general a property states that whenever some signals have a given value, some other (or the same) signals assume specified values. Of course it is also possible to describe symbolic relations of signals. Furthermore the property language allows to argue over time intervals, e.g. that a signal has to hold in a specified interval. This is expressed by using the keywords d u r i n g and within.
Each property can be translated to SystemC constructs.
The result is a SystemC checker which is based on shift registers and additional logic representing the relations of Besides this, SystemC provides a simulation kernel. The functionality is similar to traditional event-based simulators. Note that a SystemC description can be compiled with a standard C++ compiler to produce an executable specification. The output of a system can be textual, using C++ the specified signals. The SystemC constructs needed for generation of a checker from a property can be limited to synthesizable SystemC code.
In the next section the overall flow for the translation of a property is discussed. 
Basic Idea of Checker Generation
At first the basic idea of the translation of a property into a checker is illustrated by the following example. Figure 1 . If the output of rhe OR gate is 0 the proper0 fails.
In general the translation of a property works as follows:
Let P be a property which consists of the assumptions A = ( a r , . . . , a,) and the commitments C = (cl, . . . , cn). Then the translation algorithm is based on four steps: 
Tkansformation into SystemC Checkers
The work flow of the proposed approach is shown in Figure 3 . At first the design has to be built and the specification has to be formalized into properties. Then the properties are translated to checkers and embedded into the design description (hatched area i~ the figure) . If A property is assumed to use only port variables and signals of a fixed SystemC module or from its sub-modules.
During the translation for the variables of the properties shift registers have to be created as has been described in the previous section ( Step 2). For this purpose a generic register as shown in Figure 4 has been modeled. The register delays an arbitrary data type for one clock cycle. If such a templated register is not directly supported by the synthesis tool, it is possible to replace every templated register with a version where the concrete input and output types are explicitly specified. The generic register can be used as shown in the example in Figure 5 . There a register with an sc-intc 8> input and output is declared and instantiated.
During the generalion of the shift registers of length om,, for a variable, omas generic registers have to be declared and instantiated. This is done in the constructor of the considered module. The necessary sc-signals (output variables of the registers) for the different time points are declared as member variables of the considered module.
Their names are produced by adding the number of delays to the variable name. The absolute time points can not be used, because if a variable is employed in at least two properties the delay of the same time points may differ.
SC-MODULE (module) { public:
/ / port5 sc-in-clk clock;
... ..
rx-dl->clock(clock); rx-dl->in ( x )
: rx-dl->out(x-dl);
regTtTz rx-d2 = . _ .
rx-d2->clock(clock); rx-d2->in ( x d l )
; rx-d2->0ut(x-d2);
... x be T. Let the properg test be written for the SysreniC module module. As has been explained above x has to be delayed two times. Then the resulting shifr register is inserted into the module as shown in Figure 6 .
As can be seen in Figure 6 the data type of a variable used in a property has to be known for declaration of the sc-signals and shift registers. Thus, with a simple parser the considered SystemC module is scanned for the data types of the property variables.
The resulting code to check a propem (equivalent to the equation checkp) is embedded into an SC-METHOD process of the module, which is sensitive to the module clock, i.e. the process is triggered every clock cycle. In the final step of writing SystemC code for the translated property the following is taken into account:
e The shift register for each variable used in a property is shared between different checkers.
In case of an array access it has to be distinguished between an access to an array of ports and an access to a port which contains an array type. An array of ports is mapped onto different variables each representing an / / theorem: t e s t boo1 check-test = ! ( ( x-Ci2.readO = = 1 ) ) I ( y.read() == 2 ) ' ; if (check-test == false) I 1 c o u t < c " @ "~c s c _ s i m u l a t i o~-t i m e ( ) c < " : THEOREM t e s t FAILS! " < c e n d l ; Figure 7 . Checker for property test according index of the array. Furthermore the access operator I1 has to be replaced accordingly.
The operators of the property language have to be mapped onto its counterparts in C++, e.g. = to ==.
The resulting checker formula is assigned to a Boolean variable check-<property name>. If this variable is false during simulation the property is violated
and an according output is given using the c o u t routine. For the synthesis part an output p o~ for the considered module has to be generated, which assumes zero if the property fails. 
Optimizations
All shift registers for different properties of one concrete module which are driven by the same clock, can be integrated into one clocked process. Then in the constructor SC-CTOR of the module instead of the shift registers only one clocked process has to be declared. In this process the according output variables are written, e.g. in case of the property t e s t the process statements are:
x-dl.write(x); x-dZ.write(x-dl);
So the number of SC-METHODS is reduced and the simuIation speed increases (see also Section 4.2).
As has been explained in the previous section if the checkers are synthesized one-to-one for each property an output port is generated, which assumes the value zero if the property fails. This leads to a trade-off between good diagnosis and number of output pins. Diagnosis is easy if each property directly corresponds to an output pin, while many outputs require more chip area.
Experimental Results
The technique described above is experimentally studied. For this task a bus architecture has been modeled. In Figure 8 a block diagram of the bus architecture is shown.
The bus is described as a SystemC module, and masters and slaves can connect to the bus. The bus is divided into Furthermore the bus contains a scalable arbiter. Thus the bus also has a request input and an acknowledge output for each master. The arbiter consists of n cells (one for each master) and combines priority arbitration with a round robin scheme. This guarantees that every master will finally get access to the bus. In Figure 9 the arbiter is shown. Summarized, the features of the bus are: A slave has a unique address, This address is given at instantiation of the slave. e A bus transaction works as follows:
A master requests the bus via its request output. If access is granted see Step 2, otherwise the master waits for an acknowledgment. . The master writes the target address and the data to the bus. Furthermore, the master writes its id to the send-f lag. Then the master waits for an acknowledge that the slave has received the data via the recv-f l a g (id of the master at the recv-f lag).
If a slave detects its address on the bus, the slave reads the data and writes the id from the send-flag to the recv-f lag of the bus.
If the master detects its id on the bus, the data transmission was successful.
A wave form example of a bus with five masters and eight slaves is shown in Figure 10 .
Checkers
In the following an informal description of the properties is given, which have been embedded as checkers into the bus module:
1.
2.

3.
4.
.
Two output signals of the arbiter can never become 1 at the same time (nrlctuaE exclusion).
The acknowledge is only set if there has been a request (conservativeness).
Each request is confirmed by an acknowledge within 2 -n time frames (Eivenesss).
If the bus has been granted for a master, the master writes its id to send-f l a g in the next cycle (master id).
If a slave has been addressed, the slave writes the master id (available at the send-flag) to the recv-f l a g (acknowledge master).
Simulation Results
All experiments have been carried out on an Intel Pentium IV 3GHz with 1GB RAM running Linux. Checkers have been generated for all described properties (see previous section). In the following for each property the simulation performance in case of no checkers, the simple approach, and the optimized approach are compared. For this task the bus model has been simulated for 100,000 clock cycles for a various number of masters. Note that the number of masters connected to the bus is equal to the number of arbiter cells. For the checkers described above we obtained the folIowing results:
1. In Figure 11 the performance comparison for the checker niutual exclusion is shown. As can be seen the simulation time for the simple and the optimized approach increases with the number of masters. Both approaches behave similar since the observation window of the mutual exclusion property is 0, so no registers have to be created. For this reason no optimization is possible. The total runtime overhead is moderate, i.e. within a factor of two for 40 cells.
2. The simulation performance with and without the checkers for the conservativeness properties is nearly identical (see Figure 12 ). This is an expected behavior, because each conservativeness property only argues over two signals of each arbiter cell.
3.
In Figure 13 the resuIts for the liveness checkers are shown. The figure shows that the optimized approach leads to better results than the simple approach. Since the observation window of the liveness property is 2 . n (where n is the dumber of masters) the number of SC-METHODS has been reduced effectively by optimization. However the runtime overhead compared to pure simulation is due to the significantly increasing size of the observation windows of the liveness properties. there is a small benefit of the optimized approach over the simple approach (see Figure 14) . In total these properties can be checked during simulation very fast.
5. As expected the aclaowledge master property leads to the same performance as pure simuIation, because this property could be described very compact. Figure 15 shows the diagram.
The experiments demonstrate that the overhead during simulation for properties with large observation windows is moderate, and negligible for properties with smaller observation windows. 
Conclusions
A new approach has been presented that allows to check temporal properties for SystemC designs not only during simulation but also after fabrication. Therefore each property is translated into a checker. Such a checker is based on synthesizabie SystemC constructs and embedded into the design description. Experimental results have demonstrated the quality of the approach. In case of large observation windows of the checkers the runtime overhead is moderate, whereas for small observation windows it is negligible.
